


FRONTIERS IN ANALOG CAD (FAC 2017)

Frankfurt am Main, Germany

July 21-22, 2017

<http://www.vde.com/FAC2017>

Organised by VDE Conference Service



Program Chairs and Organization Committee:

Lars Hedrich, *University Frankfurt*
Carna Radojicic, *TU Kaiserslautern*

Program Committee:

Elad Alon, *University of California*
Thao Dang, *CNRS/Verimag*
Goran Frehse, *CNRS/Verimag*
Helmut Graeb, *Technical Univ. of Munich*
Mark Greenstreet, *University of British Columbia*
Christoph Grimm, *TU Kaiserslautern*
Chenjie Gu, *Intel*
Walter Hartong, *Cadence*
Lars Hedrich, *University of Frankfurt*
Kevin Jones, *Plymouth University*
Chandramouli Kashyap, *Intel*
Jaeha Kim, *Seoul National University*
Peng Li, *Texas A&M University*
Xin Li, *Carnegie Mellon University*
Oded Maler, *Verimag, Grenoble*
Jean-Paul Morin, *ST Microelectronics*
Chris Myers, *University of Utah*
Frédéric Pouillet, *Dolphin Integration*
Carna Radojicic, *TU Kaiserslautern*
Sebastian Steinhorst, *TU Munich*
Alex Yakovlev, *Newcastle University*

Steering Committee:

Mark Greenstreet, *University of British Columbia*
Christoph Grimm, *TU Kaiserslautern*
Lars Hedrich, *University Frankfurt*
Chandramouli Kashyap, *Intel*
Dejan Nikovic, *AIT Vienna*
Oded Maler, *Verimag*
Chris Myers, *University of Utah*
Jaeha Kim, *Seoul National University*
Xin Li, *Duke University*
Alex Yakovlev, *Newcastle University*
Scott Little, *Mentor Graphics*

Frontiers in Analog CAD (FAC) 2017 will be held in **Frankfurt am Main, Germany**. The goal of this workshop is to bring together technologists and researchers from analog design as well as CAD tool development to foster collaboration and exchange of ideas as well as to spur further research into the intersection of these domains. Please visit <https://www.vde.com/FAC2017> for more information.

Topics of interest include, but are not limited to:

- Formal verification of hybrid systems, analog circuits, mixed signal circuits
- Verification of continuous models using hybrid system techniques
- Circuit optimization, synthesis and design space exploration
- PVT variations and reliability
- Modeling approaches for analog circuits at varying levels of abstraction
- Model checking and theorem proving methods
- Fast functional and behavioral simulation of AMS circuits
- Test, diagnosis for analog and mixed-signal systems
- Coverage for AMS-systems

Paper submission: During paper submission authors have **two possibilities**. The authors that want to submit the work in progress or ideas for discussion are invited to submit papers with up to 2 pages in length (including the abstract, figures, tables, and references). The accepted papers will be selected either for oral or poster presentations and will be presented in the workshop program in front of an audience.

The authors that want to publish original, unpublished work are invited to submit full length papers (**no less than 4 and no more than 6 pages**) including the abstract of at most 200 words, figures, tables and references. The papers, that are selected for paper presentations, will be in addition published in **VDE Verlag** and **IEEE Xplore**.

Paper Format: All papers should be submitted in two-column format, following [IEEE conference proceedings template](http://www.ieee.org/conferences/proceedings/template). To enable blind review, the author list should be omitted from the papers. All papers will be reviewed by the Program Committee and must be submitted via **EasyChair** <https://easychair.org/conferences/?conf=fac2017>.

Important Deadlines:

Submission Deadline: **April 30, 2017**

Acceptance Notification: **May 15, 2017**